

Accelerating Sparse DNN Models without Hardware-Support via Tile-Wise Sparsity

2020/11 • Shanghai



# Accelerating Sparse DNN Models without Hardware-Support via Tile-Wise Sparsity

Cong Guo<sup>1</sup>, Bo Yang Hsueh<sup>2</sup>, Jingwen Leng<sup>1</sup>, Yuxian Qiu<sup>1</sup>, Yue Guan<sup>1</sup>, Zehuan Wang<sup>2</sup>, Xiaoying Jia<sup>2</sup>, Xipeng Li<sup>2</sup>, Yuhao Zhu<sup>3</sup> and Minyi Guo<sup>1</sup>

<sup>1</sup>Shanghai Jiao Tong University, Emerging Parallel Computing Center, REArch (Resilient and Efficient Architecture) group <sup>2</sup>NVIDIA, <sup>3</sup>University of Rochester









### Outline

- Background & Motivation
- **Tile-Wise Sparsity**
- **Efficient GPU Implementation**
- **Evaluation**



#### **Dense GEMM Accelerator**



## **GEMM-based accelerators** are **dominant** owing to their wide applicability.



Convolution operations that dominate computer vision models are converted to the GEMM.

NLP models are naturally equivalent to the GEMM operation.

## **\$** \$C20

### **DNN Models and Pruning**



![](_page_4_Picture_3.jpeg)

The DNN models are sparse! Pruning is an effective and promising approach to reduce the DNN latency.

![](_page_5_Picture_0.jpeg)

#### **Sparsity Pattern**

![](_page_5_Picture_2.jpeg)

Irregular, Random High Accuracy Low efficiency

#### Element-Wise (EW)

![](_page_5_Figure_5.jpeg)

No constraint (1\*1 block)

#### Software: MKL, *cuSparse*

Hardware:

OuterSPACE, [HPCA'18] SpArch, [HPCA'20]

![](_page_5_Figure_10.jpeg)

![](_page_5_Figure_11.jpeg)

Vector-Wise (VW)

![](_page_5_Figure_13.jpeg)

Fixed sparsity of each vector

#### Software:

Balanced Sparsity [AAAI'19] Hardware:

Bank-Balanced Sparsity [FPGA'19] Sparse Tensor Core [MICRO'19] Tesla A100 [GTC'20]

Regular, Structured Low Accuracy High efficiency

#### Block-Wise (BW)

![](_page_5_Picture_20.jpeg)

n\*n block

#### Software:

Block-sparse [*arXiv'17*] 8x8,16x16(CUDA) 32x32, 64x64(Tensor)

BW is friendly to dense GEMM accelerator.

![](_page_6_Picture_0.jpeg)

#### **Sparsity Pattern Efficiency**

![](_page_6_Figure_2.jpeg)

Pattern	Core	Library	Speedup	Density
Element Wise	CUDA	cuSparse	0.06x	63%
Vector Wise	CUDA	cuSparse	0.07x	56%
Block Wise	Tensor	Block-sparse	0.33x	50%

[Song Han, etc. NIPS'15][Block-Sparse, arXiv'17][Sparse Tensor Core, Micro'19][Balanced Sparsity, AAAI'19]

GPU: Tesla V100 32GB Workload: BERT(MNLI) Software: TensorFlow 1.15(Fine-tune) cuBlas, cuSparse and Block-sparse (Inference) Accuracy loss < 1%

![](_page_6_Picture_6.jpeg)

BW achieves the best performance.
 BW is still 3× slower than the dense model on the tensor core.
 They are all Inefficient on the existing dense GEMM hardware.

A new sparsity pattern that can match the existing hardware features while maintaining the fine granularity, which is critical for achieving the high model accuracy.

![](_page_7_Picture_0.jpeg)

#### Outline

# **Background & Motivation**

• Tile-Wise Sparsity

# **Efficient GPU Implementation**

**Evaluation** 

![](_page_8_Picture_0.jpeg)

### **Algorithm-software Co-designed Tile-Wise Sparsity**

![](_page_8_Figure_2.jpeg)

 $C = A \times B$ 

Software: CUTLASS – Tiling GEMM

Tile-Wise Sparsity. An algorithm-software co-designed pruning method that reduces the DNN latency on existing dense architectures while maintaining high accuracy without special hardware support.

key insight: a tiling-friendly sparsity pattern

![](_page_8_Figure_8.jpeg)

Hardware: Tesla V100

![](_page_9_Picture_0.jpeg)

### **Tile-Wise Sparsity**

![](_page_9_Figure_2.jpeg)

GEMM: M, N, K  $T_x = G = Granularity$   $T_y = Tile Length (y)$ C = pruned column

![](_page_9_Picture_4.jpeg)

The key idea of our tile-wise pattern is to prune each *B*<sub>tile</sub> with the regular row and column pruning.

The tiling based GEMM is widely used in the dense GEMM accelerators, such as TPU, not only GPU.

### **Pruning algorithm**

Importance Score

**Gradually Pruning** 

**Global Weight Pruning** 

Apriori Tuning

More details on the paper...

$$\Delta L(w) = \sqrt{(L(w = w_i) - L(w = 0))^2}$$
$$L(w = 0) = L(w_i) + \frac{\partial L(w_i)}{\partial w} * w_i + R_1(w = 0)$$
$$\Delta L(w) \approx \sqrt{(\frac{\partial L(w_i)}{\partial w} * w_i)^2}$$

Importance Score [P. Molchanov, etc. CVPR 2019]

![](_page_10_Figure_10.jpeg)

Gradually Pruning [Song Han, etc. NIPS'15]

![](_page_10_Figure_12.jpeg)

#### Uneven distribution of EW

Global Weight Pruning Apriori Tuning

![](_page_11_Picture_0.jpeg)

#### Outline

# **Background & Motivation**

# **Tile-Wise Sparsity**

# • Efficient GPU Implementation

**Evaluation** 

![](_page_12_Picture_0.jpeg)

#### **Efficient GPU Implementation**

#### Goal:

Execute TW sparsity on GPU (including CUDA core and Tensor core) efficiently.

Three optimizations leveraging GPU's programming features:

- 1. Memory accesses coalesce (via memory layout transpose)
- 2. Kernel reduction (via fusion)
- 3. Load imbalance mitigation (via concurrent kernel)

![](_page_13_Picture_0.jpeg)

#### **Baseline GEMM Tiling**

![](_page_13_Figure_2.jpeg)

A[offset<sub>A</sub>+ offset<sub>k</sub>[k]] B[offset<sub>B</sub>] C[offset<sub>C</sub>+ offset<sub>n</sub>[n]]

Sparsity in the Global Density in the Core Execute Efficiently!

![](_page_14_Picture_0.jpeg)

#### **Memory Accesses Coalesce**

#### **Optimization 1**

![](_page_14_Figure_3.jpeg)

![](_page_15_Picture_0.jpeg)

### **Kernel Fusion**

#### **Optimization 2**

![](_page_15_Picture_3.jpeg)

Fused with img2col on CNN Transpose is free to GPU and TPU

![](_page_15_Figure_5.jpeg)

![](_page_16_Picture_0.jpeg)

### **Kernel Fusion**

![](_page_16_Figure_2.jpeg)

![](_page_17_Picture_0.jpeg)

#### **Load Imbalance Mitigation**

![](_page_17_Figure_2.jpeg)

![](_page_17_Picture_3.jpeg)

#### Concurrent kernel execution

Overlap the computation of different tiles by assigning to different streams, and rely on the underlying scheduler to maximize the resource utilization.

![](_page_18_Picture_0.jpeg)

#### Outline

# **Background & Motivation**

# **Tile-Wise Sparsity**

# **Efficient GPU Implementation**

# • Evaluation

![](_page_19_Picture_0.jpeg)

### Methodology

Hardware: NVIDIA Tesla V100 32GB GPU

#### Sparsity pattern:

Pattern	Core	Library
Tile Wise (TW)	Tensor-fp16 CUDA-fp32	Tile Sparsity*
Block Wise (BW)	Tensor-fp16	Block-sparse
Element Wise (EW)	CUDA-fp32	cuSparse
Vector Wise (VW)	CUDA-fp32	cuSparse**

\*Based on CUTLASS 1.3 \*\*V100 can not support sparse tensor core.

#### DNN models and datasets:

Models	Datasets
BERT-Base	GLUE dataset: MNLI, MRPC, SST, CoLA, RTE, QNLI SQuAD
VGG-16 (CNN )	ImageNet
NMT (LSTM )	IWSLT English-Vietnamese dataset

![](_page_19_Picture_8.jpeg)

In the rest of this section, we focus on the GEMM execution time unless explicitly mentioned.

## 💙 SC 20

### **Impact of TW Granularity**

#### Workload:

Pattern	Granularity	Critical Sparsity*
Dense	128	0%
EW	-	-
BW	32	~85%
BW	64	~85%
TW	64	75%
TW	128	40%

\* With the sparsity, the pruning method starts to outperform the dense model latency. The lower the better.

![](_page_20_Figure_5.jpeg)

At the sparsity of 75%, TW-128 has accuracy loss of about 0.9% and 2.4% compared to EW and the baseline dense model at 75% sparsity, respectively. With only 40% sparsity, TW-128 starts to outperform the dense model latency.

BW-64 experiences the most drastic accuracy drop of 4% at 75% sparsity. BW-64 is faster than the dense model only when the sparsity is greater than 85%, which leads to an accuracy loss as high as 10%.

![](_page_20_Picture_8.jpeg)

TW exceeds BW in both of speedup and model accuracy. G=128 is sufficient to maintain the model accuracy while providing significant latency reduction for TW.

![](_page_21_Picture_0.jpeg)

#### Accuracy

#### Workload:

Pattern	Granularity
EW	-
BW	32 * 32
TW	128
VW	16

![](_page_21_Picture_4.jpeg)

EW the best. BW the worst.

The accuracy of TW and VW are similar when the sparsity is below 70%. With high sparsity (> 70%), TW generally outperforms the VW with the exception of NMT.

![](_page_21_Figure_7.jpeg)

![](_page_22_Picture_0.jpeg)

### **Sparsity Pattern**

### BERT-base Layer-0 W<sub>Q</sub>

![](_page_22_Figure_3.jpeg)

## Irregularity: EW > TW > VW, BW

![](_page_23_Picture_0.jpeg)

#### **Speedup on GEMM**

![](_page_23_Figure_2.jpeg)

(b) TW vs VW and EW on CUDA core.

BERT accuracy loss < 3%</li>
 VGG accuracy loss < 1%</li>
 NMT BLEU loss < 1</li>

Tensor cores: TW 1.95× speedup CUDA cores: TW 2.86× speedup

TW achieves the meaningful latency reduction on both tensor cores and CUDA cores owing to its compatibility with dense GEMM, while all other sparsity patterns cause the actual slowdown.

### **End-to-end Latency and Impact of Optimizations**

Time (ms)	Dense	W/o	Explicit	Fused	
		Transpose	Transpose	Transpose	
GEMM	32.38 (71%)	37.6	14.29	14.29 (51%)	→ GEMM: 2.26x than Dense and 2.63x than w/o Transpose
non-GEMM	12.99	12.99	12.99	13.93	Fusion Transpose: 2% overhead
Transpose	0	0	5.18	0	Without Fusion Transpose: ~10% overhead
Total	45.37	50.59	32.46	28.22	
Speedup	1	0.9	1.4	1.61	End-to-end: 1.61x speedup

BERT-Base model with 75% sparsity on tensor core

![](_page_24_Picture_4.jpeg)

Without transpose: Performance degradation.
With explicit transpose: 10% overhead. -- Optimization 1
With fusion transpose: 2% overhead. -- Optimization 2
End-to-end speedup: 1.61x.

![](_page_25_Picture_0.jpeg)

### Conclusion

![](_page_25_Picture_2.jpeg)

TW achieves the meaningful speedup on both tensor cores  $(1.95 \times )$  and CUDA cores $(2.86 \times )$  with a high model accuracy, while all other sparsity patterns cause the actual slowdown.

![](_page_25_Picture_4.jpeg)

The tiling GEMM algorithm is widely used in the dense GEMM-based accelerators. In other words, supporting TW on other platforms like TPU is feasible.

![](_page_25_Picture_6.jpeg)

Proposed a new DNN model sparsity design insight based on the Tile-Wise algorithm-software optimization.

![](_page_25_Picture_8.jpeg)

Tile Sparsity is open source!

![](_page_25_Picture_10.jpeg)

https://github.com/clevercool/TileSparsity

![](_page_25_Picture_12.jpeg)

![](_page_26_Picture_0.jpeg)

## Thanks !

# Questions?